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I. INTRODUCTION
Pulse-width modulated (PWM) techniques for inverters have attracted much attention in the past two decades due to the increasing use of power inverters for A.C. drives and UPS applications. Delta modulation scheme, which was originally developed for communication systems ' has been proposed as an alternative method for inverter switching control in AC drives. It is a well established technique and offers a number of advantages such as simple electronic circuitry without external feedback from high power circuit, inherent constant volts per hertz control for a preset frequency range, smooth transition between the constant volts per hertz and constant volts modes of operation, severe attenuation of low order harmonics, low commutation rates for high modulation signal and guranted on / off time for switches.
Both the analog and discrete implementation of delta modulator (DM) are well reported in the literature. The analog implementation of delta modulation suffers from well known problem of variable switching frequency and phase jitter. Output pulses in delta modulation are not only pulse width modulated but also frequency modulated. The output waveform is not synchronized with modulating wave. This gives rise to subharmonics and dc component in output waveform. Various techniques are suggested [ 1-41 to eliminate these problems. However, DM loses its identity due-to increased complexity.
The conventional delta modulators needs the generation of three phase sine waves as the reference. Thus, it requires atileast two EPROM's and two digital to analog converters along with few OPAMPs and digital integrated circuits for .reference signal ,generation. This share typically 30% to 40% of:the inverter cost for a FHP drive. This also makes DM inherently costlier. when compared with conventional SPWM. In low power, general purpose applications this cost is crucial.
In recent years there has been increasing proliferation of variable speed drive in general applications for their energy saving potential. Hence, the need of low cost controllers is ever increasing. Recently, an attempt is presented for reducing the cost of DM by using square wave reference signals instead of sine wave reference signals. The operation of this DM is investigated in this paper. As will be shown, use of square wave presents all the advantages obtained with sine wave, apart from its low cost and constant switching frequency. The cost reduction is obvious due to simplicity in the reference signal generation. But this modulator suffers from increased lower order harmonics. Though, the harmonic profile is inferior compared to SPWM, this can be an attractive choice, where available dc bus voltage is to be utilized fully.
comparator, integrator and summing amplifier is shown in the Fig.1 . Variation in fundamental and harmonics with input frequency for sine fed delta modulator are shown in Fig.2 .
Basic delta modulator consisting of a
SQUARE FED DELTA MODULATOR
Generation of three phase square waveforms is cheaper than sine wave generation. The performance of square fed delta modulator is somewhat inferior to that of the sine fed delta modulator. But the philosophy for this work is to present a drive with in affordable price, than to develop a sophisticated high performance drive witch can not be put into the market.
The basic delta modulator circuit remains the same as with sine wave input. The different waveforms associated with square fed delta modulator (SQFDM) are shown in Fig. 3 . PWM waveforms for different frequencies are given in Fig.4 . Let Vi is the amplitude of input square wave signal and +Vs is the saturation level for OPAMP output. During positive half cycle, let us assume that output of comparator is high. The integrator output starts decreasing and correspondingly output of adder increases. When this voltage increases slightly above the non-inverting input voltage, output of comparator changes its state. At this moment, let the output of integrator be Vc'. Applying KCL at point E, we get,
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The output of hysteresis comparator decreases sharply. Integrator voltage starts increasing and summing amplifier output starts decreasing. At a point, when summing amplifier output falls below Vin, once again output of the comparator goes high. Let at this point, output of the integrator is Vc".
Vin Vs Vc" (2) -
R, R3 R2
From equation (1) and (2), the expression for switching frequency can be obtained
The input voltage changes abruptly from +Vin to -Vin at zero crossing. The integrator has to track this change at every zero crossing. The time required to change integrator output by 2Vin is given by, 
EXPERIMENTAL VERIFICATION
The experimental circuit for generation of three phase square wave signals is shown in Fig. 7 . IC 4046 is used as a VCO to generate the fundamental frequency. IC401 7 alongwith OR gates generates three phase square wave signals which are fed to the conventional delta modulator. The PWM outputs can be suitably fed to any three phase VSI. The experimental photographs for SQFDM PWM signals for various frequencies are shown in Fig. 8 .
IV. CONCLUSIONS
A three phase delta modulator with square wave input is investigated in this paper. This technique is well suited for fast proliferating FHPdrives. The square fed delta modulator has all the advantages of conventional sine fed delta modulator. The total harmonic contents increases for the proposed method, but this is insignificant for low power applications. The square fed delta modulator has constant switching frequency and better utilization of available dc link voltage. 
